



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
[www.uspto.gov](http://www.uspto.gov)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/537,786	03/29/2000	Masatsugu Fujii	FUJX17,182	7367

26304 7590 07/09/2003

KATTEN MUCHIN ZAVIS ROSENMAN  
575 MADISON AVENUE  
NEW YORK, NY 10022-2585

[REDACTED] EXAMINER

CHOW, CHARLES CHIANG

[REDACTED] ART UNIT [REDACTED] PAPER NUMBER

2685

DATE MAILED: 07/09/2003

2

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	Application No.	Applicant(s)
	09/537,786	FUJII, MASATSUGU
Examiner	Art Unit	
Charles Chow	2685	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

1) Responsive to communication(s) filed on 24 April 2003.

2a) This action is **FINAL**.      2b) This action is non-final.

3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

4) Claim(s) 1-16 is/are pending in the application.

4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.

5) Claim(s) \_\_\_\_\_ is/are allowed.

6) Claim(s) 1-16 is/are rejected.

7) Claim(s) \_\_\_\_\_ is/are objected to.

8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

9) The specification is objected to by the Examiner.

10) The drawing(s) filed on \_\_\_\_\_ is/are: a) accepted or b) objected to by the Examiner.

    Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

11) The proposed drawing correction filed on \_\_\_\_\_ is: a) approved b) disapproved by the Examiner.

    If approved, corrected drawings are required in reply to this Office action.

12) The oath or declaration is objected to by the Examiner.

#### Priority under 35 U.S.C. §§ 119 and 120

13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

a) All b) Some \* c) None of:

1. Certified copies of the priority documents have been received.

2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.

3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).

a) The translation of the foreign language provisional application has been received.

15) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

#### Attachment(s)

1) Notice of References Cited (PTO-892)

2) Notice of Draftsperson's Patent Drawing Review (PTO-948)

3) Information Disclosure Statement(s) (PTO-1449) Paper No(s) \_\_\_\_\_.

4) Interview Summary (PTO-413) Paper No(s) \_\_\_\_\_.

5) Notice of Informal Patent Application (PTO-152)

6) Other: \_\_\_\_\_.

**Office Action for  
Applicant's Amendment  
(4/24/2003)**

1. It is acknowledged applicant's explanation for the variable argument, and the correction for replacing the invalid bit with padding bit.
2. Regarding applicant's amendment based on the no teachings for: the logic operation on to be performed on a combination of logic values; Regarding the holding an argument for an operation that is performed on a word that is subsequently held by the operating-object holding means, and the argument being include in said word being held by said operating object holding means and/or results of an operation performed in advance on the word being held by said operation-object means.; the convolutional encoding, the grounds of rejection has bee changed by replacing Ramesh with patent to Kawazoe et al. (US 5,327,441) and Glass et al. (US 5,969,975).

Regarding the logic operation on to be performed on a combination of logic values and the convolutional encoding, Kawazoe et al. (also as Kawazoe in below) teaches the simple convolutional encoder and decoder of arbitrary length with arbitrary coding rate (col. 3, 40-43, col. 3, lines 40-68; col. 13, lines 20-53). Kawazoe teaches the logic operation to be performed on combination logic value for the convolutional encoder (as shown in Fig. 4-5, col. 4, line 46 to col. 7, line 59). Kawa teaches the convolutional decoder with logic operation and combination logic value (as shown in Fig. 12, col. 4, lines 33-36). Kawazoe teaches an efficient convolutional encoder/decoder, such that the encoder/decoder can be simpler (col. 3, lines 26-43).

Regarding the holding an argument for an operation that is performed on a word that is subsequently held by the operating-object holding means, and the argument being include in said word being held by said operating object holding means and/or results of an operation performed in advance on the word being held by said operation-object means, Glass et al. (also as Glass in below) teaches the digital signal processing apparatus which has register for holding the input operand data, for receiving M x-bit registers to produce output data words stored with N Y-bit registers (abstract, Fi. 2-3, Fig 5, co. 1, lines 6-10; col. 1, lines 38-41; col. 53, line 9 to col. 54, line 28). In col. 1, lines 38-41, Glass utilized the logic operation on X-bit register as shown in col. 1, lines 38-41. Besides Glass also teaches the convolutional decoding and encoding in col. 2, line 64 col. 3, line 3). Glass teaches a efficient digital signaling processing DSP, such that the data processing can be efficient and low cost (col. 1, lines 18-30).

***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 1, 2 are rejected under 35 U.S.C. 103(a) as being unpatentable over Titchener (US 4,670,890) in view of Kawazoe et al. (US 5,327,441) and Glass et al. (US 5,969,975).

Regarding **claim 1**, Titchener discloses a coding assisting equipment (as the apparatus and method for encoding and decoding codes, abstract, figure in cover page, Fig. 1-10, for transmitting variable length coded string of data, abstract, and for enabling easy synchronization for decoding, col. 1, lines 7-14; summary of invention, col. 1, line 56 to col. 3, line 31).

Titchener discloses the operating-object holding means for sequentially holding each word respectively consisting of plural bits (as the (c) buffer means for buffering each selected input code sequentially in turn , col. 45, lines 12-13).

Titchener discloses the constant word length (as the (a) an input buffer means for receiving each fixed length symbol to be converted to variable length symbols wherein the length of the fixed length code is  $m+1$  (col. 46, lines 40-43).

Titchener discloses the argument holding means for holding an argument applied to an operation that is performed on a word that is subsequently held by operating-object holding means (as the augment code buffer 33 applied to prefixing coding operating, figure in cover page; the augment code buffer 22 holds the incoming augment code from the input code 29 set, as the claimed operating-object holding means, as shown in figure in cover page; the original character set  $C^0$  is augmented 9 times until  $C^9$  is exhansted, abstract, col. 41, lines 11-67).

Titchener discloses the that is included in said word being held by operating-object holding means and/ or the result performed in advanced being held by operation-object holding means (the input code set 29 is holding the augment code result performed in advanced

before receiving the next output code set on input 36 to be operated with the input 26, base set, figure in cover page, col. 41, lines 28-38).

In the above it does not clearly indicate the details for the logical operation on a combination of logic values.

Regarding the logic operation on to be performed on a combination of logic values and the convolutional encoding, Kawazoe et al. (also as Kawazoe in below) teaches the simple convolutional encoder and decoder of arbitrary length with arbitrary coding rate (col. 3, 40-43, col. 3, lines 40-68; col. 13, lines 20-53). Kawazoe teaches the logic operation to be performed on combination logic value for the convolutional encoder (as shown in Fig. 4-5, col. 4, line 46 to col. 7, line 59). Kawa teaches the convolutional decoder with logic operation and combination logic value (as shown in Fig. 12, col. 4, lines 33-36). Kawazoe teaches an efficient convolutional encoder/decoder, such that the encoder/decoder can be simpler (col. 3, lines 26-43).

Regarding the holding an argument for an operation that is performed on a word that is subsequently held by the operating-object holding means, and the argument being include in said word being held by said operating object holding means and/or results of an operation performed in advance on the word being held by said operation-object means,

Glass et al. (also as Glass in below) teaches the digital signal processing apparatus which has register for holding the input operand data, for receiving M x-bit registers to produce output data words stored with N Y-bit registers (abstract, Fi. 2-3, Fig. 5, co. 1, lines 6-10; col. 1, lines 38-41; col. 53, line 9 to col. 54, line 28). In col. 1, lines 38-41, Glass utilized the logic

operation on X-bit register as shown in col. 1, lines 38-41. Besides Glass also teaches the convolutional decoding and encoding in col. 2, line 64 col. 3, line 3). Glass teaches a efficient digital signaling processing DSP, such that the data processing can be efficient and low cost (col. 1, lines 18-30). Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to modify and include Titchener and to include Kawazoe's logic operation and combination logic for the convolutional encoder/decodero, and Glass's operand holding means for logic operation, such that the digital processing could be efficient on encoding and decoding.

Regarding **claim 2**, referring to claim 1 above, for the decoding equipment, having the features for buffering the input code in turn sequentially with the fixed length symbols; the augment code buffer 33; the operation means performed by the decoder from Titchener's Fig. 2, Fig. 4a; the logical operation from Kawazoe. Referring to Glass for the operand holding means for logic operation.

4. Claims 3, 4 are rejected under 35 U.S.C. 103(a) as being unpatentable over Titchener in view of Kawazoe, Glass, as applied to claim 1 above, and further in view of Lan et al. (US 5,787,099).

In the above, it does not include the highest term in the polynomial is smaller than or equal to said word length.

Regarding **claim 3**, Lan teaches the system and method for encoding and decoding data using numerical computation in Galois fields (title). The integrated circuits and combinational logic

(figure in cover page, Fig. 1-20b) contains the encoder/decoder 101 and holding register 105, for using multiplies to detect/correct errors in certain position (abstract). Lan considers the highest term in a polynomial is smaller than said word length, as to be the: for each code word (n symbol positions, k data positions), the check symbols are the coefficients of the remainder polynomial generated by dividing the polynomial of (n-1) order by the polynomial of order (n-k), such that the check symbols from the remainder could fit into (n-k-1) positions of the n symbols coded word (in col. 1, lines 44-63), such that the check symbols would fill up the remaining positions in each code with n symbol positions and k data positions. It is apparently obvious to include Lan's technique for coding the symbols with check symbol without exceeding the maximum available n symbol positions, to Titchener as modified above, such that, at least the encoder/decoder could be upgraded and supplying the check symbols for error correction without exceeding maximum available n symbol positions. Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention, essentially if not obvious, to modify and include Lan's technique for coding the symbols with check symbol without exceeding the maximum available n symbol positions, to Titchener as modified above, such that, at least the encoder/decoder could be upgraded and supplying the check symbols for error correction without exceeding maximum available n symbol positions.

Regarding the operating-obj. holding means fed with pieces of transmission information divided into constant fixed length symbols, referring to examiner's comment in claim 1 above.

Regarding **claim 4**, referring to examiner's comment in claims 1-3 above for the decoding assistant equipment said operating-object holding means receives fixed length symbols; and the for each code word (n symbol positions, k data positions), the check symbols are the coefficients of the remainder polynomial generated by dividing the polynomial of (n-1) order by the polynomial of order (n-k), such that the check symbols from the remainder could fit into (n-k-1) positions of the n symbols coded word (in col. 1, lines 44-63), such that the check symbols would fill up the remaining positions in each code with n symbol positions and k data positions.

Regarding the operating-object. holding means fed with pieces of transmission information divided into constant fixed length symbols, referring to claim 1 above.

5. Claim 5 is rejected under 35 U.S.C. 103(a) as being unpatentable over Titchener in view of Kawazoe, Glass, as applied to claim 1 above, and further in view of Kindred et al. (US 5,710,784).

In the above, it does not include the tree codes and the constraint of shorter word length. Regarding **claim 5**, Kindred teaches the viterbi decoder for CDMA system (title, abstract, figure in cover page), comprising the rf interface receiver 24, the demodulator 26, the interleaver 32. The decoder, with input/output buffer, could simultaneously decoding at multiple packet data rate, creating quality metric. The decoder could be reconfigured for different convolutional encoding algorithms (abstract, Fig. 5, col. 1, lines 21-25). Kindred considers the tree code has the length constraint k in col. 9, lines 35-47, for reducing the

number of global sequences and selecting the best local path for generating the convolutional codes. Kindred considers the tree code with length constraint  $k$  such that the best path for generating the code from the tree structured codes. It is apparently obvious to include Kindred's technique for selecting the proper sequence and best path for generating the convolutional tree codes, to Titchener, such that the system could be upgraded for efficiently generating the tree code by utilizing Kindred's technique. Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention, essentially if not obvious, to modify and include Kindred's technique for selecting the proper sequence and best path for generating the convolutional tree codes, to Titchener as modified above, such that the system could be upgraded for efficiently generating the tree code by utilizing Kindred's technique.

Regarding the operating-obj. holding means fed with pieces of transmission information divided into constant fixed length symbols, referring to claim 1 above.

6. Claim 6 is rejected under 35 U.S.C. 103(a) as being unpatentable over Titchener in view of Kawazoe, Glass, as applied to claim 1 above, and further in view of Kim (US 5,162,908).

In the above, it does not include the excluding of the adding invalid bit strings to most and/or least significant end.

Regarding **claim 6**, Kim teaches the picture/video data encoding/decoding using discrete cosine transform coefficient DCT, to compressed data to the Run Length limited RLL coded data, such that the size of the coding table becomes smaller and the average length of the

code word can be shorter (abstract, figure in cover page, Fig. 3-6; col. 1, lines 6-22; col. 2, line 64 60 col. 3, line 38).

Kim teaches the removing invalid upper bits, most significant bit string, in step C2 of Fig. 6, col. 6, lines 1-8; col. 7, lines 58-62; col. 8, lines 53-56; col. 10, lines 14-18). Kim considers the removing of the invalid bits from the coefficient code word such that the run length could be shorter, and the total amount of data could be decreased (col. 2, lines 54-61). It is inherent if not obvious, to include Kim's removing of the invalid bit to reduce the length of the code word, to Titchener, such that the code word could be efficiently coded with the invalid bit being removed. Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention, essentially if not obvious, to modify and include Kim's removing of the invalid bit to reduce the length of the code word, to Titchener as modified above, such that the code word could be efficiently coded with the invalid bit being removed.

Regarding the operating-object. holding means fed with transmission information divided into constant fixed length symbols, referring to examiner's comment in claim 1 above.

7. Claims 7-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Titchener in view of Kawazoe, Glass, as applied to claim 1 above, and further in view of Sugahara et al. (US 6,483,944 B1).

In the above, it does not include the operation means for including the invalid bit string.

Regarding **claim 7**, Sugahara teaches the audio/video data encoder/decoder, for adjusting the amount of codes to fill with the invalid bits, in order to achieve the target amount of codes

for each picture types (as shown in figure in cover page, Fig. 5, abstract; col. 7, lines 25-37; col. 8, lines 27-31; col. 15, lines 12-23). Sugahara considers the padding of the amount of code with invalid bits, to meet the target amount of codes, such that that the search address could be efficiently found (abstract) by matching with the total amount of codes, without using large storage capacity (col. 6, lines 42-52). It is apparently obvious to include Sugahara's inserting invalid bits to meet the target amount of codes, to Titchener, such that the search of the code word could be efficient according to the calculated address based on the target total amount of codes. Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention, essentially if not obvious, to modify and include Sugahara's inserting invalid bits to meet the target amount of codes, to Titchener as modified above, such that the search of the code word could be efficient according to the calculated address based on the target total amount of codes.

Regarding the operating-obj. holding means fed with pieces of transmission information divided into N constant fixed length symbols, referring to examiner's comment in claim 1 above.

Regarding **claim 8**, referring to examiner's comment in claims 1, 7 above for the sequential operation and the word length adjusting means from Sugahara above.

Regarding **claims 9, 10, 11, 12**, referring to examiner's comment in claims 1, 3, 5, 6, 7 above for the decoding assisting equipment above, the word length adjusting means for converting the result to target amount of codes; the operation means into a sequence of constant fixed length for sequentially supplying to a subsequent predetermined operation means.

Regarding **claim 13, 14**, referring to examiner's comment in claims 1, 2, 4, 7 above for the decoding assisting equipment above, the word length adjusting means for converting the result to target amount of codes; the operation means into a sequence of constant fixed length for sequentially supplying to a subsequent predetermined operation means.

8. Claim 15, 16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Titchener in view of Kawazoe, Glass, as applied to claim 1 above, and further in view of Astrachan (US 5,612,974).

In the above, it does not include the radio transmitter, the radio receiver, the wireless interface, the encoder/decoder.

Regarding **claim 15**, Astrachan teaches the single integrated circuit for performing multitude of communication tasks (col. 1, lines 7-11) having radio transmitter and receiver for the communication unit 10. The communication unit 10 contains the RF interface for transmitting and receiving signals via antenna 14 for the wireless interface to the TDAM, CDMA network, col. 4, lines 61-65). The communication 10 comprises rf interface 16, demodulator 18, block decode 202 (Fig. 5). The communication device 10, comprises the block encoder 228, the encoded stream 146, the modulator 34 (Fig. 6). It is apparently obvious, if not inherent, to include Astrachan's communication unit 10 comprising the block encoder/decoder for rf communication with the wireless, TDMA, CDMA networks, to Titchener, such that the message or information could be obviously transmitted and received via the rf communication channels. Therefore, it would have been obvious to one of ordinary

skill in the art at the time of invention, essentially if not obvious, to modify and include Astrachan's communication unit 10 comprising the block encoder/decoder for rf communication with the wireless, TDMA, CDMA networks, to Ttichener as modified above, such that the message or information could be obviously transmitted and received via the rf communication channels.

Regarding the argument holding means; the operation means, referring to examiner's comment in claims 1, 2 above.

Regarding **claim 16**, referring to examiner's comment in claims 1, 15 above, for the radio receiver; the wireless interface; the operating-object holding means; the argument holding means; the operation means and the combination of said logic values.

*Response to Arguments  
And  
Conclusion*

9. Applicant's arguments with respect to claims 1-16 have been considered but are moot in view of the new ground(s) of rejection.

Regarding applicant's argument based on the no teachings for: the logic operation on to be performed on a combination of logic values; Regarding the holding an argument for an operation that is performed on a word that is subsequently held by the operating-object holding means, and the argument being include in said word being held by said operating object holding means and/or results of an operation performed in advance on the word being held by said operation-object means.; the convolutional encoding, the grounds of rejection

has bee changed by replacing Ramesh with patent to Kawazoe et al. (US 5,327,441), and Glass et al. (US 5,969,975).

Regarding the logic operation on to be performed on a combination of logic values and the convolutional encoding, Kawazoe teaches the simple convolutional encoder and decoder of arbitrary length with arbitrary coding rate (col. 3, 40-43, col. 3, lines 40-68; col. 13, lines 20-53). Kawazoe teaches the logic operation to be performed on combination logic value for the convolutional encoder (as shown in Fig. 4-5, col. 4, line 46 to col. 7, line 59). Kawa teaches the convolutional decoder with logic operation and combination logic value (as shown in Fig. 12, col. 4, lines 33-36). Kawazoe teaches an efficient convolutional encoder/decoder, such that the encoder/decoder can be simpler (col. 3, lines 26-43).

Regarding the holding an argument for an operation that is performed on a word that is subsequently held by the operating-object holding means, and the argument being include in said word being held by said operating object holding means and/or results of an operation performed in advance on the word being held by said operation-object means, Glass teaches the digital signal processing apparatus which has register for holding the input operand data, for receiving M x-bit registers to produce output data words stored with N Y-bit registers (abstract, Fi. 2-3, Fig.5, co. 1, lines 6-10; col. 1, lines 38-41; col. 53, line 9 to col. 54, line 28). In col. 1, lines 38-41, Glass utilized the logic operation on X-bit register as shown in col. 1, lines 38-41. Besides Glass also teaches the convolutional decoding and

encoding in col. 2, line 64 col. 3, line 3). Glass teaches a efficient digital signaling processing DSP, such that the data processing can be efficient and low cost (col. 1, lines 18-30).

In view of above disclosures, claims 1-16 are remaining in the rejection manner.

10. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Charles Chow whose telephone number is (703)-306-5615.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Edward Urban, can be reached at (703)-305-4385.

Any response to this action should be mailed to:

Commissioner of Patents and Trademarks

Washington, D.C. 20231

or faxed to: (703) 872-9314 (for Technology Center 2600 only)

Hand-delivered responses should be brought to Crystal Park II, 2121 Crystal Drive, Arlington, VA, Sixth Floor (Receptionist).

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Technology Center 2600 Customer Service Office whose telephone number is (703) 306-0377.

CharlesCh  
Charles Chow

June 30, 2003.